

June 2009

# SG6742ML/MR **Highly Integrated Green-Mode PWM Controller**

#### **Features**

- High-Voltage Startup
- Low Operating Current: 2.7mA
- Linearly Decreasing PWM Frequency to 22KHz
- Frequency Hopping to Reduce EMI Emission
- Fixed PWM Frequency: 65KHz
- Peak-Current-Mode Control
- Cycle-by-Cycle Current Limiting
- Leading-Edge Blanking
- Synchronized Slope Compensation
- Internal Open-Loop Protection
- GATE Output Maximum Voltage Clamp: 18V
- V<sub>DD</sub> Under-Voltage Lockout (UVLO)
- V<sub>DD</sub> Over-Voltage Protection (OVP)
- Programmable Over-Temperature Protection (OTP)
- Internal Latch Circuit (OVP, OTP)
- Internal Sense Short-Circuit Protection
- Build-in 5ms Soft-Start Function
- Constant Power Limit (Full AC Input Range)
- Internal OTP Sensor with Hysteresis

### **Applications**

General-purpose switch-mode power supplies and flyback power converters, including:

- Power Adapters
- Open-Frame SMPS

### Description

The highly integrated SG6742ML/MR PWM controller provides several features to enhance the performance of flyback converters.

To minimize standby power consumption, a proprietary green-mode function provides off-time modulation to linearly decrease the switching frequency at light-load conditions. To avoid acoustic-noise problems, the minimum PWM frequency is set above 22KHz. The green-mode function enables the power supply to meet international power conservation requirements. With the internal high-voltage startup circuitry, the power loss due to bleeding resistors is also eliminated. To further power consumption, SG6742ML/MR is manufactured using the BiCMOS process, which allows an operating current of only 2.7mA.

SG6742ML/MR integrates a frequency-hopping function that helps reduce EMI emission of a power supply with minimum line filters. Its built-in synchronized slope compensation achieves stable peak-current-mode control. The proprietary, internal line compensation ensures constant output power limit over a wide AC input voltage range, from 90V<sub>AC</sub> to 264V<sub>AC</sub>.

SG6742ML/MR provides many protection functions. In addition to cycle-by-cycle current limiting, the internal open-loop protection circuit ensures safety should an open-loop or output short-circuit failure occur. PWM output is disabled until V<sub>DD</sub> drops below the UVLO lower limit, when the controller starts up again. As long as V<sub>DD</sub> exceeds ~26V, the internal OVP circuit is triggered.

SG6742ML/MR is available in an 8-pin SOP package.

## **Ordering Information**

Part Number	Operating Temperature Range	OLP Function	Package	© Eco Status	Packing Method
SG6742MLSY	-40 to +105°C	Latch	8-Lead Small Outline Package (SOP)	Green	Tape & Reel
SG6742MRSY	-40 to +105°C	Restart	8-Lead Small Outline Package (SOP)	Green	Tape & Reel

For Fairchild's definition of Eco Status, please visit: <a href="http://www.fairchildsemi.com/company/green/rohs\_green.html">http://www.fairchildsemi.com/company/green/rohs\_green.html</a>.

## **Application Diagram**




Figure 1. Typical Application

## **Internal Block Diagram**





Figure 2. Functional Block Diagram

## **Marking Information**



F- Fairchild Logo

Z- Plant Code

X- 1 Digit Year Code

Y- 1 Digit week Code

TT: 2 Digits Die Run Code

T: Package Type (D=DIP, S=SOP)

P: Y: Green Package

M: Manufacture Flow Code

Figure 3. Top Mark

## **Pin Configuration**




Figure 4. Pin Configuration (Top View)

### **Pin Definitions**

Pin#	Name	Description
1	GND	Ground.
2	FB	The signal from the external compensation circuit is fed into this pin. The PWM duty cycle is determined in response to the signal on this pin and the current-sense signal on the SENSE pin.
3	NC	No connection.
4	HV	For startup, this pin is pulled high to the line input or bulk capacitor via resistors.
5	RT	For over-temperature protection, an external NTC thermistor is connected from this pin to the GND pin. The impedance of the NTC decreases at high temperatures. Once the voltage of the RT pin drops below a fixed limit, PWM output is latched.
6	SENSE	Current sense. The sensed voltage is used for peak-current-mode control and cycle-by-cycle current limiting.
7	VDD	Power supply. The internal protection circuit disables PWM output as long as $V_{\text{DD}}$ exceeds the OVP trigger point.
8	GATE	The totem-pole output driver. Soft driving waveform is implemented for improved EMI.

### **Absolute Maximum Ratings**

Stresses exceeding the absolute maximum ratings may damage the device. The device may not function or be operable above the recommended operating conditions and stressing the parts to these levels is not recommended. In addition, extended exposure to stresses above the recommended operating conditions may affect device reliability. The absolute maximum ratings are stress ratings only.

Symbol	Parameter	Min.	Max.	Unit	
$V_{VDD}$	DC Supply Voltage <sup>(1, 2)</sup>			30	V
$V_{FB}$	FB Pin Input Voltage		-0.3	7.0	V
$V_{SENSE}$	SENSE Pin Input Voltage		-0.3	7.0	V
$V_{RT}$	RT Pin Input Voltage		-0.3	7.0	V
$V_{HV}$	HV Pin Input Voltage			500	V
$P_D$	Power Dissipation (T <sub>A</sub> <50°C)		400	mW	
$\Theta_{JA}$	Thermal Resistance (Junction-to-Air)		141	°C/W	
T <sub>J</sub>	Operating Junction Temperature	-40	+125	°C	
T <sub>STG</sub>	Storage Temperature Range	-55	+150	°C	
TL	Lead Temperature (Wave Soldering		+260	°C	
ESD	Electrostatic Discharge Capability, Human Body Model, JESD22-A114 All Pins Except HV Pin			4	kV
ESD	Electrostatic Discharge Capability, Machine Model, JESD22-A115	All Pins Except HV Pin		200	V

#### Notes:

- 1. All voltage values, except differential voltages, are given with respect to the network ground terminal.
- 2. Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device.

### **Electrical Characteristics**

 $V_{DD}$ =15V and  $T_A$ =25°C unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
V <sub>DD</sub> Secti	on					
V <sub>OP</sub>	Continuously Operating Voltage				22	V
$V_{\text{DD-ON}}$	Start Threshold Voltage		14.5	15.5	16.5	V
$V_{DD\text{-}OFF}$	Minimum Operating Voltage		8.5	9.5	10.5	V
I <sub>DD-ST</sub>	Startup Current	V <sub>DD-ON</sub> – 0.16V			30	μΑ
I <sub>DD-OP</sub>	Operating Supply Current	V <sub>DD</sub> =15V, GATE Open		2.7	3.7	mA
I <sub>DD-OLP</sub>	Internal Sink Current	V <sub>TH-OLP</sub> +0.1V	30	60	90	μΑ
V <sub>TH-OLP</sub>	I <sub>DD-OLP</sub> Off Voltage		6.5	7.5	8.0	V
$V_{\text{DD-OVP}}$	V <sub>DD</sub> Over-Voltage Protection		25	26	27	V
t <sub>D-VDDOVP</sub>	V <sub>DD</sub> Over-Voltage Protection Debounce Time		75	125	200	μs
HV Section	on					
I <sub>HV</sub>	Supply Current from HV Pin	$V_{AC}$ =90V ( $V_{DC}$ =120V), $V_{DD}$ =10 $\mu$ F	1.5	2.3	3.1	mA
I <sub>HV-LC</sub>	Leakage Current After Startup	HV=500V, V <sub>DD</sub> =V <sub>DD</sub> - OFF+1V		1	20	μА
Oscillato	r Section					
	Francis Named Made	Center Frequency	62	65	68	1211-
f <sub>OSC</sub> F	Frequency in Normal Mode	Hopping Range	±3.7	±4.2	±4.7	KHz
t <sub>HOP</sub>	Hopping Period		3.9	4.4	4.9	ms
f <sub>OSC-G</sub>	Green-Mode Frequency		18	22	25	KHz
$f_{DV}$	Frequency Variation vs. V <sub>DD</sub> Deviation	V <sub>DD</sub> =11V to 22V			5	%
f <sub>DT</sub>	Frequency Variation vs. Temperature Deviation	T <sub>A</sub> =-40 to 105°C			5	%

Continued on the following page...




Figure 5. V<sub>FB</sub> vs. PWM Frequency

## **Electrical Characteristics** (Continued)

 $V_{DD}$ =15V and  $T_A$ =25°C unless otherwise noted.

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Units
Feedback	Input Section					
A <sub>V</sub>	Input Voltage to Current-Sense Attenuation	1/4.5	1/4.0	1/3.5	V/V	
Z <sub>FB</sub>	Input Impedance				7	kΩ
$V_{\text{FB-OPEN}}$	Output High Voltage	FB Pin Open		5.2		V
$V_{FB-OLP}$	FB Open-Loop Trigger Level		4.6	4.8	5.0	V
t <sub>D-OLP</sub>	Delay Time of FB Pin Open-Loop Protection		50	56	62	ms
$V_{FB-N}$	Green-Mode Entry FB Voltage		2.8	3.0	3.2	V
$V_{FB-G}$	Green-Mode Ending FB Voltage			$V_{\text{FB-N}}$ -0.6		V
$V_{FB-ZDC}$	Zero Duty-Cycle Input Voltage			1.6		V
Current-S	ense Section					
Z <sub>SENSE</sub>	Input Impedance			12		ΚΩ
V <sub>STHFL</sub>	Current Limit Flatten Threshold Voltage		0.87	0.90	0.93	V
V <sub>STHVA</sub>	Current Limit Valley Threshold Voltage	V <sub>STHFL</sub> -V <sub>STHVA</sub>	0.30	0.34	0.38	V
t <sub>PD</sub>	Delay to Output			100	200	ns
t <sub>LEB</sub>	Leading-Edge Blanking Time		100	150	200	ns
$V_{S-SCP}$	Threshold Voltage for SENSE Short-Circuit Prote	ction	0.10	0.15	0.20	V
t <sub>D-SSCP</sub>	Delay Time for SENSE Short-Circuit Protection	V <sub>SENSE</sub> <0.15V	100	150	200	μs
t <sub>SS</sub>	Period During Soft-Startup Time	Startup Time		5		ms
GATE Sec	tion		•			
DCY <sub>MAX</sub>	Maximum Duty Cycle		60	65	70	%
$V_{GATE-L}$	Gate Low Voltage	V <sub>DD</sub> =15V, I <sub>O</sub> =50mA			1.5	V
V <sub>GATE-H</sub>	Gate High Voltage	V <sub>DD</sub> =12V, I <sub>O</sub> =50mA	8			V
t <sub>r</sub>	Gate Rising Time	V <sub>DD</sub> =15V, C <sub>L</sub> =1nF	150	250	350	ns
t <sub>f</sub>	Gate Falling Time	V <sub>DD</sub> =15V, C <sub>L</sub> =1nF	30	50	90	ns
I <sub>GATE</sub> -	Gate Source Current	V <sub>DD</sub> =15V, GATE=6V	250			mA
V <sub>GATE</sub> - CLAMP	Gate Output Clamping Voltage V <sub>DD</sub> =22V				18	V
RT Section	n					
$I_{RT}$	Output Current from RT Pin		92	100	108	μA
V <sub>RTTH1</sub>	Over-Temperature Protection Threshold Voltage	0.7V < V <sub>RT</sub> < 1.05V, After 12ms Latch Off	1.015	1.050	1.085	V
V <sub>RTTH2</sub>		V <sub>RT</sub> < 0.7V, After 100µs Latch Off	0.65	0.70	0.75	V
t <sub>D-OTP1</sub>	Over-Temperature Latch-off Debounce	$V_{RTTH2} < V_{RT} < V_{RTTH1}$	8	12	16	ms
t <sub>D-OTP2</sub>	V <sub>RT</sub> < V <sub>RTTH2</sub>		40	100	160	μs
Over-Tem	perature Protection Section (OTP)					
T <sub>OTP</sub>	Protection Junction Temperature <sup>(3)</sup> +135					°C
T <sub>Restart</sub>	Restart Junction Temperature <sup>(4)</sup>			T <sub>OTP</sub> -25		°C
Notos:						

### Notes:

- 3. When activated, the output is disabled and the latch is turned off.
- 4. The threshold temperature for enabling the output again and resetting the latch after OTP has been activated.

### **Typical Performance Characteristics**




Figure 6. Startup Current (IDD-ST) vs. Temperature




Figure 8. Start Threshold Voltage (V<sub>DD-ON</sub>) vs. Temperature




Figure 10. Supply Current Drawn from HV Pin (I<sub>HV</sub>) vs. Temperature




Figure 12. Frequency in Normal Mode ( $f_{OSC}$ ) vs. Temperature




Figure 7. Operation Supply Current (I<sub>DD-OP</sub>) vs. Temperature




Figure 9. Minimum Operating Voltage (V<sub>DD-OFF</sub>) vs. Temperature




Figure 11. HV Pin Leakage Current After Startup (I<sub>HV-LC</sub>) vs. Temperature





Figure 13. Maximum Duty Cycle (DCY<sub>MAX</sub>) vs. Temperature

### **Typical Performance Characteristics**







Figure 14. FB Open-Loop Trigger Level (V<sub>FB-OLP</sub>) vs. Temperature

Figure 15. Delay Time of FB Pin Open-Loop Protection  $(t_{D\text{-}OLP})$  vs. Temperature






Figure 16. Threshold Voltage for SENSE Short-Circuit Protection ( $V_{S\text{-SCP}}$ ) vs. Temperature




Figure 17. Output Current from RT Pin ( $I_{RT}$ ) vs. Temperature




Figure 18. Over-Temperature Protection Threshold Voltage (VRTTH1) vs. Temperature

Figure 19. Over-Temperature Protection Threshold Voltage (VRTTH2) vs. Temperature




Figure 20. V<sub>DD</sub> Over-Voltage Protection (V<sub>DD-OVP</sub>) vs. Temperature

1.1

0.9

-40

VRTTH1 (V)

### **Functional Description**

### **Startup Current**

For startup, the HV pin is connected to the line input or bulk capacitor through an external diode and resistor,  $R_{HV}, \, (1N4007 \, / \, 100 K\Omega \,$  recommended). Typical startup current drawn from the HV pin is 2.3mA and charges the hold-up capacitor through the diode and resistor. When the  $V_{DD}$  capacitor level reaches  $V_{DD-ON},$  the startup current switches off. At this moment, the  $V_{DD}$  capacitor only supplies the SG6742ML/MR to keep the  $V_{DD}$  before the auxiliary winding of the main transformer provides the operating current.

### **Operating Current**

Operating current is around 2.7mA. The low operating current enables better efficiency and reduces the requirement of  $V_{DD}$  hold-up capacitance.

### **Green-Mode Operation**

The proprietary green-mode function provides off-time modulation to reduce the switching frequency in light-load and no-load conditions. The on time is limited for better abnormal or brownout protection.  $V_{FB}$ , which is derived from the voltage feedback loop, is taken as the reference. Once  $V_{FB}$  is lower than the threshold voltage, switching frequency is continuously decreased to the minimum green-mode frequency of around 22KHz.

### **Current Sensing / PWM Current Limiting**

Peak-current-mode control is utilized to regulate output voltage and provide pulse-by-pulse current limiting. The switch current is detected by a sense resistor into the SENSE pin. The PWM duty cycle is determined by this current-sense signal and  $V_{FB}$ , the feedback voltage. When the voltage on SENSE pin reaches around  $V_{COMP} = (V_{FB} - 0.6)/4$ , the switch cycle is terminated immediately.  $V_{COMP}$  is internally clamped to a variable voltage around 0.85V for output power limit.

### Leading-Edge Blanking (LEB)

Each time the power MOSFET is switched on, a turn-on spike occurs on the sense-resistor. To avoid premature termination of the switching pulse, a leading-edge blanking time is built in. During this blanking period, the current-limit comparator is disabled and cannot switch off the gate driver.

#### Under-Voltage Lockout (UVLO)

The turn-on and turn-off thresholds are fixed internally at 15.5V and 9.5V. During startup, the hold-up capacitor must be charged to 15.5V through the startup resistor to enable the IC. The hold-up capacitor continues to supply  $V_{DD}$  before the energy can be delivered from auxiliary winding of the main transformer.  $V_{DD}$  must not drop below 9.5V during startup. This UVLO hysteresis window ensures that hold-up capacitor is adequate to supply  $V_{DD}$  during startup.

### **Gate Output / Soft Driving**

The BiCMOS output stage is a fast totem-pole gate driver. Cross conduction has been avoided to minimize heat dissipation, increase efficiency, and enhance reliability. The output driver is clamped by an internal 18V Zener diode to protect power MOSFET transistors against undesirable gate over voltage. A soft driving waveform is implemented to minimize EMI.

#### Soft-Start

For many applications, it is necessary to minimize the inrush current at startup. The built-in 5ms soft-start circuit significantly reduces the startup current spike and output voltage overshoot.

#### **Built-in Slope Compensation**

The sensed voltage across the current-sense resistor is used for peak-current-mode control and pulse-by-pulse current limiting. Built-in slope compensation improves stability and prevents sub-harmonic oscillation. SG6742ML/MR inserts a synchronized, positive-going, ramp at every switching cycle.

### **Constant Output Power Limit**

When the SENSE voltage across sense resistor  $R_{\rm S}$  reaches the threshold voltage, around 0.9V, the output GATE drive is turned off after a small delay,  $t_{\rm PD}$ . This delay introduces an additional current proportional to  $t_{\rm PD}$  •  $V_{\rm IN}$  /  $L_{\rm P}$ . Since the delay is nearly constant regardless of the input voltage  $V_{\rm IN}$ , higher input voltage results in a larger additional current and the output power limit is higher than under low input line voltage. To compensate this variation for a wide AC input range, a sawtooth power-limiter is designed to solve the unequal power-limit problem. The power limiter is designed as a positive ramp signal fed to the inverting input of the OCP comparator. This results in a lower current limit at high-line inputs than at low-line inputs.

### **V<sub>DD</sub> Over-Voltage Protection (OVP)**

 $V_{DD}$  over-voltage protection is built in to prevent damage due to abnormal conditions. If the  $V_{DD}$  voltage is over the over-voltage protection voltage  $(V_{DD\text{-}OVP})$  and lasts for  $t_{D\text{-}VDD\text{-}OVP},$  the PWM pulses are disabled until the  $V_{DD}$  voltage drops below the UVLO, then starts again. Over-voltage conditions are usually caused by open feedback loops.

#### **Thermal Protection**

An NTC thermistor,  $R_{NTC}$ , in series with resistor  $R_A$ , can be connected from the RT pin to ground. A constant current  $I_{RT}$  is output from the RT pin. The voltage on the RT pin can be expressed as  $V_{RT=}I_{RT} \cdot (R_{NTC} + R_A)$ , where  $I_{RT}$  is 100µA. At high ambient temperatures,  $R_{NTC}$  is smaller, such that  $V_{RT}$  decreases. When  $V_{RT}$  is less than 1.05V ( $V_{RTTH1}$ ), the PWM turns off after 12ms ( $t_{D-OTP1}$ ). If  $V_{RT}$  is less than 0.7V ( $V_{RTTH2}$ ), PWM turns off after 100µs ( $t_{D-OTP2}$ ).

### Functional Description (Continued)

#### **Limited Power Control**

The FB voltage increases every time the output of the power supply is shorted or overloaded. If the FB voltage remains higher than a built-in threshold for longer than  $t_{\text{D-OLP}}$ , PWM output is turned off. As PWM output is turned off,  $V_{\text{DD}}$  begins decreasing.

When  $V_{DD}$  goes below the turn-off threshold (~9.5V) the controller is totally shut down.  $V_{DD}$  is charged up to the turn-on threshold voltage of 15.5V through the startup resistor until PWM output is restarted. This protection feature continues as long as the overloading condition persists. This prevents the power supply from overheating due to overloading conditions. When  $V_{RT}$  is less than 1.05V ( $V_{RTTH1}$ ), the PWM is turned off after 12ms ( $t_{D-OTP1}$ ). If  $V_{RT}$  is less than 0.7V ( $V_{RTTH2}$ ), PWM is turned off after 100µs ( $t_{D-OTP2}$ ).

### **Noise Immunity**

Noise on the current sense or control signal may cause significant pulse-width jitter, particularly in continuous-conduction mode. Slope compensation helps alleviate this problem. Good placement and layout practices should be followed. Avoiding long PCB traces and component leads, locating compensation and filter components near the SG6742ML/MR, and increasing the power MOS gate resistance improve performance.

## **Applications Information**




Figure 21. 60W Flyback 12V/5A Application Circuit

### **BOM**

Designator	Part Type	Designator	Part Type
BD1	BD 4A/600V	L3	Inductor (900µH)
C1	XC 0.68µF/300V	Q1	STP20-100CT
C2	XC 0.1μF/300V	Q2	MOS 7A/600V
C3	YC 2200pF/Y1	R1	R 100KΩ 1/2W
C4	EC 120µF/400V	R2	R 47Ω 1/4W
C5	CC 0.01µF/500V	R3	R 100KΩ 1/2W
C6	CC 1000pF/100V	R4	R 4.7Ω 1/8W
C7	EC 1000µF/25V	R5	R 100Ω 1/8W
C8	EC 470µF/25V	R6, R9	R 4.7KΩ 1/8W
C9	EC 22µF/50V	R7	R 0.3Ω 2W
C10	CC 47pF/50V	R8	R 680Ω 1/8W
C11	CC 2200pF/50V	R10	R 150KΩ 1/8W
C12	C12 CC 0.01μF/50V R11 R 39KΩ 1/		R 39KΩ 1/8W
D1 Zener Diode 15V 1/2W (option) THER1		THER1	Thermistor TTC104
D2	BYV95C	T1	10mH
D3	FR103	T2	600µH(PQ2620)
D4	1N4007	U1	IC SG6742
F1 FUSE 4A/250V		U2	IC PC817
L1	Inductor (900µH)	U3 IC TL431	
L2	Inductor (2µH)	VZ1	VZ 9G

### **Physical Dimensions**




Figure 22. 8-Pin Small Outline Package (SOP)

D) LANDPATTERN STANDARD: SOIC127P600X175-8M.

E) DRAWING FILENAME: M08AREV13

Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild's worldwide terms and conditions, specifically the warranty therein, which covers Fairchild products.

Always visit Fairchild Semiconductor's online packaging area for the most recent package drawings: http://www.fairchildsemi.com/packaging/.

**DETAIL A** 





#### TRADEMARKS

The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended to be an exhaustive list of all such trademarks.

Auto-SPMTM
Build it NowTM
CorePLUSTM
CorePOWERTM
CROSSVOLTTM

CTL<sup>™</sup>
Current Transfer Logic<sup>™</sup>
EcoSPARK<sup>®</sup>
EfficentMax<sup>™</sup>
EZSWITCH<sup>™</sup>

Fairchild®
Fairchild Semiconductor®

Fairchild Semiconductor® FACT Quiet Series™ FACT® FAST®

FastvCore™ FETBench™ FlashWriter®\* FPS™ Global Power Resource SM Green FPSTM Green FPSTM e-Series TM GMAXTM GTOTM IntelliMAXTM

F-PFS™

FRFET®

ITIEIIIMAX:"
ISOPLANAR™
MegaBuck™
MICROCOUPLER™
MicroFET™
MicroPak™
MillerDrive™
MotionMax™
Motion-SPM™

PDP SPM™ Power-SPM™

OPTOLOGIC®

OPTOPLANAR®

PowerTrench® PowerXS™

Programmable Active Droop™

QFĔT®
QS™
Quiet Series™
RapidConfigure™

**9**,

Saving our world, 1mVV/VV/kVV at a time  $^{\text{TM}}$  SmartMax $^{\text{TM}}$ 

SMART START™
SPM®
STEALTH™
SUPErFET™
SuperSOT™.3
SuperSOT™.6
SuperSOT™.8
SupreMOS™
SyncFET™
SyncLock™
SyncLock™
EGEMERAL

The Power Franchise®

pwer

franchise

TinyBoost™
TinyBuck™
TinyLogic®
TINYOPTO™
TinyPower™
TinyPWM™
TinyWire™
TriFault Detect™
TRUECURRENT™
µSerDes™

SerDes\*
UHC®
Ultra FRFET™
UniFET™
VCX™
VisualMax™
XS™

#### DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION, OR DESIGN, FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN, NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS. THESE SPECIFICATIONS DO NOT EXPAND THE TERMS OF FAIRCHILD'S WORLDWIDE TERMS AND CONDITIONS, SPECIFICALLY THE WARRANTY THEREIN, WHICH COVERS THESE PRODUCTS.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

#### As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury of the user.
- A critical component in any component of a life support, device, or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

#### ANTI-COUNTERFEITING POLICY

Fairchild Semiconductor Corporation's Anti-Counterfeiting Policy. Fairchild's Anti-Counterfeiting Policy is also stated on our external website, www.fairchildsemi.com, under Sales Support.

Counterfeiting of semiconductor parts is a growing problem in the industry. All manufacturers of semiconductor products are experiencing counterfeiting of their parts. Customers who inadvertently purchase counterfeit parts experience many problems such as loss of brand reputation, substandard performance, failed applications, and increased cost of production and manufacturing delays. Fairchild is taking strong measures to protect ourselves and our customers from the proliferation of counterfeit parts. Fairchild strongly encourages customers to purchase Fairchild parts either directly from Fairchild or from Authorized Fairchild Distributors who are listed by country on our web page cited above. Products customers buy either from Fairchild directly or from Authorized Fairchild Distributors are genuine parts, have full traceability, meet Fairchild's quality standards for handling and storage and provide access to Fairchild's full range of up-to-date technical and product information. Fairchild and our Authorized Distributors will stand behind all warranties and will appropriately address any warranty issues that may arise. Fairchild will not provide arry warranty coverage or other assistance for parts bought from Unauthorized Sources. Fairchild is committed to combat this global problem and encourage our customers to do their part in stopping this practice by buying direct or from authorized distributors.

#### PRODUCT STATUS DEFINITIONS

#### Definition of Terms

Samuel A. Lame					
Datasheet Identification	Product Status	Definition			
Advance Information	Formative / In Design	Datasheet contains the design specifications for product development. Specifications may change in any manner without notice.			
Preliminary	First Production	Datasheet contains preliminary data; supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve design.			
No Identification Needed	Full Production	Datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice to improve the design.			
Obsolete	Not In Production	Datasheet contains specifications on a product that is discontinued by Fairchild Semiconductor. The datasheet is for reference information only.			

Rev. 140

<sup>\*</sup> Trademarks of System General Corporation, used under license by Fairchild Semiconductor.